

**Notice of References Cited**Application/Control Number  
09/634,131Applicant(s)/Patent Under  
Reexamination  
CISMAS ET AL.Examiner  
William H. WoodArt Unit  
2124

Page 1 of 1

**U.S. PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	A	US-5,892,682	04-1999	Hasley et al.	716/12
	B	US-5,493,508	02-1996	Dangelo et al.	716/5
	C	US-6,151,568	11-2000	Allen et al.	716/18
	D	US-5,377,122	12-1994	Werner et al.	716/18
	E	US-6,226,780	05-2001	Bahra et al.	716/18
	F	US-5,870,588	02-1999	Rompaey et al.	703/13
	G	US-6,446,243	09-2002	Huang et al.	716/7
	H	US-2003/0018738	01-2003	Boylan et al.	716/2
	I	US-			
	J	US-			
	K	US-			
	L	US-			
	M	US-			

**FOREIGN PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	O					
	P					
	Q					
	R					
	S					
	T					

**NON-PATENT DOCUMENTS**

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	Zainalabedin Navabi; "VHDL: Analysis and Modeling of Digital Systems"; McGraw-Hill, 2nd Edition; 1998.
	V	Madisetti et al.; "Interface Design for Core-Based Systems"; IEEE Design and Test of Computers; 1997; pp. 42-51
	W	Rincon et al.; "Core Design and System-on-a-Chip Integration"; IEEE Design and Test of Computers; 1997; pp. 26-35.
	X	Gupta et al.; "Introducing Core-Based System Design"; IEEE Design and Test of Computers; 1997; pp. 15-25.

\*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)  
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.